IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

REQUEST FOR FILING APPLICATION

Under Rule 53(a), (b) & (f)

(No Filing Fee or Oath/Declaration)
(Do NOT use for Provisional or PCT Applications)
Use for Design or Utility Applications

PATENT APPLICATION

| | RULE 53(f) NO | DECLARATIO | N | | | |
|---|--|-----------------------|------------------------|---------------------------------------|--|--|
| Assistant Commissioner | | Atty. Dkt. | PM 266202 | 12378 2 US | | |
| and Trademarks | jc685 U.S. PTO | | M# | ClientRef | | |
| Washington, DC 20231 | | Date: | January 28, | 2000 v. 😂 🚪 | | |
| Sir: | 01/28/00 | Dato. | barraary 20, | 49. | | |
| 4 This is a Demonstration of | to a second of the second of t | √ □ ¬ · | 14414 | 886 | | |
| 1. This is a Request for the | ing a new <u>Patent Application</u> | (∐ Design ⊠ | Utility) entitled: | jc | | |
| 2. (Complete) Title: | SEMICONDUCTOR DEVICE | AND METHOD C | F MANUFACTURI | NG THE SAME | | |
| | without a filing fee or Oath/[| Poolaration but for | which is applead | the followings | | |
| 0 M Ab at 12 at | | Decial attorr but for | WITIGHTS ETICIOSEG | the following. | | |
| 3. ⊠ Abstract1 | page(s). | | | | | |
| 4. 13 Pages of Sp | pecification (only spec. and cl | aims); 5. 🗌 Sp | ecification in non-E | nglish language | | |
| 6. 15 Numbered | claim(s); and | | | | | |
| 7. 🛛 6 | sheet(s) per set: | set informal; 8. | [X] formal of size: | | | |
| Drawings: | - | set intermat, | [X] formal of size. | A4 11" | | |
| 9. DOMESTIC/INTERN | ATIONAL priority is claimed | Lunder 35 USC 11 | 19(e)/120/365(c) ba | ased on the | | |
| · · · · · · · · · · · · · · · · · · · | nonprovisional and/or PCT i | | | asca on the | | |
| | . Filing Date | Applicat | ion No. F | iling Date | | |
| \ -1 | | (2) | - | | | |
| (3) (5) | | (4) | | | | |
| | | | | | | |
| | | a)-(u)/365(b) base | ea on tiling in | JAPAN | | |
| Application No (1) 22484/1999 | | Applicat | ion No. F | iling Date | | |
| (1) 22484/1999 | January 29, 1999 | (2) | | | | |
| (3) | | (4) | | · · · · · · · · · · · · · · · · · · · | | |
| | | | | | | |
| 11 (No.) Certified copy (copies): | | | | | | |
| | | | | | | |
| | ge re prior Provisional, Nation | nal. International a | application(s) (X bo | x only if info is | | |
| there and do no | ot complete corresponding ite | m 14 or 15.) | | x only in initial to | | |
| | ecification by inserting before | | | ntinuation-in-Part | | |
| [|] Continuation 🔲 Substit | ute Application (IV | IPEP 201.09) of: | | | |
| ☐ Divisional ☐ | | | , | | | |
| 14(a) National Appl | n. No | filed | (M#) | | | |
| 14(a) National Appl 14(b) International | n. No. / Appln. No. PCT/ | | | which | | |
| 14(a) National Appl 14(b) International Appl Designated th | n. No. / Appln. No. PCT/ ne U.S | filed filed | (M#) | which | | |
| 14(a) National Appl 14(b) International Appl Designated the S | n. No. / Appln. No. PCT/ | filed filed filed | (M#) This application | which | | |

| 17 Pr | ior applicatio | n is assigned to | 0 | |
|----------------------------------|-----------------|--------------------------------|--|--------------------------------------|
| by Assignm | nent recorde | d | R | eel Frame |
| 18. 🔲 A 1 | ttached: | | | |
| 10 This sum | liantino in our | L. L | | |
| inventor(s) | lication is mad | le by the followin | ig named (Doubl | e check instructions for accuracy.): |
| (1) Inventor | Eiji | 44. | MORIF | ILII |
| | 49 | First | Middle Initial | Family Name |
| Residence | Yokohama-s | shi | JAPAN | JAPAN |
| | | , City . | State/Foreign Coun | |
| Post Office A | Address | Z 40, Creard shi, Hanaga | e-Toshiba-Namiki, 2-7, Nan wa-ken, Japan | niki 3-Chome, Kanazawa-ku, Yokohama- |
| (include Zip (| Code) | , , | , | |
| | | | | |
| (2) Inventor | | | | |
| Daniel | 1 | First | Middle Initial | Family Name |
| Residence | | | | |
| Post Office A | ddross | City | State/Foreign Coun | try Country of Citizenship |
| | | | | |
| (include Zip (| Jode) | | | |
| (3) Inventor | | | | |
| | | First : | Middle Initial | Family Name |
| Residence | | | Wilder America | , raminy Name. |
| - | | City **** ; . s | State/Foreign Count | crý Country of Citizenship |
| Post Office A | ddress | | | y county of outzerionip |
| (include Zip C | Code) | | | |
| £ (4) lavantas | | | | |
| (4) Inventor | | | | |
| Residence | | First . | Middle Initial | Family Name |
| | ! | City | State Foreign Count | |
| Post Office A | ddress | City | State/Foreign Count | ry Country of Citizenship |
| (include Zip C | | | | |
| • | | | | |
| (5) Inventor | | | | |
| | | First | Middle Initial | Family Name |
| Residence | | | | |
| | | City , | State/Foreign Countr | Y Country of Citizenship |
| Post Office A | ··· | | | |
| (include Zip C | ode) | | | |
| 20. NOTE: I and att | FOR ADDITI | ONAL INVENT ith same inform | ORS, check box nation regarding additional in Intellectual Property Group | nventors. |
| 110031 | | | • | |
| 1100 New York . Ninth Floor East | | By: Atty: | Glenn J. Perry | Reg. No. 28,458 |
| Washington, D.C | C. 20005-3918 | | 21 1) | |
| Tel: (202) 861-30 | 000 | Sig: | 42-1 | Fax: (202) 822-0944 |
| Atty/Sec: GJP/m | | NOTE: File in dupl | licate with 2 post card receipts (PAT- | Tel: 3070 |

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

REQUEST FOR FILING APPLICATION

Under Rule 53(a), (b) & (f)

(No Filing Fee or Oath/Declaration)
(Do NOT use for Provisional or PCT Applications)
Use for Design or Utility Applications

RULE 53(f) NO DECLARATION

PATENT APPLICATION

Atty. Dkt. PM 266202 1237**8**2US Assistant Commissioner of Patents and Trademarks Washington, DC 20231 January 28, 2000 Date: Sir: 1. This is a Request for filing a new Patent Application(Design Willity) entitled: SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME 2. (Complete) Title: without a filing fee or Oath/Declaration but for which is enclosed the following: 3. 🔀 Abstract 1 page(s). Pages of Specification (only spec. and claims); 5. Specification in non-English language Numbered claim(s); and 6. 15 7. 1 set informal; 8. [X] formal of size: sheet(s) per set: 6 11" Drawings: DOMESTIC/INTERNATIONAL priority is claimed under 35 USC 119(e)/120/365(c) based on the following provisional, nonprovisional and/or PCT international application(s): **Filing Date** Filing Date Application No. Application No. (2) (1)(4)(3)(6)(5)10. **FOREIGN** priority is claimed under 35 USC 119(a)-(d)/365(b) based on filing in **JAPAN Filing Date Filing Date** Application No. Application No. 22484/1999 January 29, 1999 (2) (1)(4) (3)(6) (5) ____ (No.) Certified copy (copies): attached; previously filed (date) in U.S. Application No. / filed on This is a reissue of Patent No. 12. See top first page re prior Provisional, National, International application(s) (X box only if info is 13. there and do not complete corresponding item 14 or 15.) **Amend the specification** by inserting before the first line -- This is a Continuation-in-Part 14. Continuation Substitute Application (MPEP 201.09) of: Divisional National Appln. No. filed 14(a) International Appln. No. PCT/ filed which 14(b) Designated the U.S. - -Amend the specification by inserting before the first line: --This application 15. claims the benefit of U.S. Provisional Application No. 60/ ___ , filed ___ .--not needed previously filed 16.

| Residence City, State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Family Name City State/Foreign Country Country of Citizenship | |
|--|---------------------------------------|
| 19. This application is made by the following named inventor(s) (1) Inventor Eiji MORIFUJI | |
| inventor(s) (1) Inventor Eiji MORIFUJI Residence Yokohama-shi JAPAN JAPAN JAPAN Post Office Address Z 40, Creare-Toshiba-Namiki, 2-7, Namiki 3-Chome, Kanazawa-ku, Yokoha shi, Hanagawa-ken, Japan (include Zip Code) City State-Foreign Country Country of Citizenship (2) Inventor First Middle Initial Family Name Residence City State-Foreign Country Country of Citizenship Post Office Address (include Zip Code) (3) Inventor First Middle Initial Family Name Residence City State-Foreign Country Country of Citizenship Post Office Address (include Zip Code) (4) Inventor State-Foreign Country Country of Citizenship Post Office Address (include Zip Code) (4) Inventor State-Foreign Country Country of Citizenship Post Office Address (include Zip Code) (5) Inventor State-Foreign Country Country of Citizenship Post Office Address (include Zip Code) (6) Inventor City State-Foreign Country Country of Citizenship Post Office Address (include Zip Code) | |
| First Middle Initial Family Name Residence Yokohama-shi JAPAN JAPAN City State/Foreign Country Country of Citizenship Post Office Address Z 40, Creare-Toshiba-Namiki, 2-7, Namiki 3-Chome, Kanazawa-ku, Yokoha shi, Hanagawa-ken, Japan (include Zip Code) (2) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship (include Zip Code) (3) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (5) Inventor City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | |
| First Middle Initial Family Name Residence Yokohama-shi JAPAN JAPAN City State/Foreign Country Country of Citizenship Post Office Address Z 40, Creare-Toshiba-Namiki, 2-7, Namiki 3-Chome, Kanazawa-ku, Yokoha shi, Hanagawa-ken, Japan (include Zip Code) (2) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship (include Zip Code) (3) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (5) Inventor City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | |
| Residence Yokohama-shi JAPAN JAPAN City State/Foreign Country Country of Citizenship Post Office Address Z 40, Creare-Toshiba-Namiki, 2-7, Namiki 3-Chome, Kanazawa-ku, Yokoha shi, Hanagawa-ken, Japan (include Zip Code) [2) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) [3) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) [4) Inventor First Middle Initial Family Name [4] Inventor City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) [5] Inventor First Middle Initial Family Name [6] Inventor City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | · · · · · · · · · · · · · · · · · · · |
| City State/Foreign Country Country of Clitzenship Post Office Address Z 40, Creare-Toshiba-Namiki, 2-7, Namiki 3-Chome, Kanazawa-ku, Yokoha shi, Hanagawa-ken, Japan (include Zip Code) (2) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Clitzenship Post Office Address (include Zip Code) (3) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Clitzenship Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Clitzenship Post Office Address (include Zip Code) | |
| Post Office Address Z 40, Creare-Toshiba-Namiki, 2-7, Namiki 3-Chome, Kanazawa-ku, Yokoha shi, Hanagawa-ken, Japan (include Zip Code) (2) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (3) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship City State/Foreign Country Country of Citizenship (include Zip Code) (4) Inventor First Middle Initial Family Name Residence (include Zip Code) (5) Inventor City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (6) Inventor | |
| (2) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (3) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (4) Inventor Residence First Middle Initial Family Name Residence (4) Inventor Residence City State/Foreign Country Country of Citizenship Fost Office Address (include Zip Code) (5) Inventor | |
| First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (3) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship City State/Foreign Country Country of Citizenship City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | |
| Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (3) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Country of Citizenship Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | |
| City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (3) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (4) Inventor Residence City State/Foreign Country Country of Citizenship Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | |
| Post Office Address (include Zip Code) (3) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | |
| (include Zip Code) (3) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (5) Inventor | |
| [3] Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) [4] Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | |
| First Middle Initial Family Name Residence City. State/Foreign Country Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City. State/Foreign Country Country of Citizenship Family Name Residence City. State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | |
| First Middle Initial Family Name Residence City. State/Foreign Country Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City. State/Foreign Country Country of Citizenship Family Name Residence City. State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | |
| Residence City. State/Foreign Country Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City. State/Foreign Country Country of Citizenship Family Name Country of Citizenship Country of Citizenship Country of Citizenship City. State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | |
| City. State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City. State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | Y 35 |
| Post Office Address (include Zip Code) (4) Inventor First Middle Initial Family Name Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | |
| (include Zip Code) (4) Inventor First Middle Initial Residence City State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) | * '/ |
| (4) Inventor First Middle Initial Family Name Residence City. State/Foreign Country Country of Citizenship Fost Office Address (include Zip Code) | |
| Residence City. State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (5) Inventor | |
| Residence City. State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (5) Inventor | |
| Residence City. State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (5) Inventor | |
| City. State/Foreign Country Country of Citizenship Post Office Address (include Zip Code) (5) Inventor | ` , , , ` |
| Post Office Address (include Zip Code) (5) Inventor | |
| (include Zip Code) (5) Inventor | 62 |
| (5) Inventor | |
| | |
| | |
| | |
| First Middle Initial Family Name Residence | |
| | |
| City State/Foreign Country Country of Citizenship | |
| (include Zip Code) | |
| 20. NOTE: FOR ADDITIONAL INVENTORS, check box and attach sheet with same information regarding additional inventors. Intellectual Property Group | |
| inchectual 1 toperty Group | |
| 1100 New York Avenue, N.W. Ninth Floor East Tower Washington, D.C. 20005-3918 Tel: (202) 861-3000 Atty/Sec: GJP/mhn NOTE: File in duplicate with 2 post card receipts (PAT-103) & attachments Reg. No. 28,458 Fax: (202) 822-09 Tel: 3070 | |

APPLICATION UNDER UNITED STATES PATENT LAWS

| Atty. Dkt. No. | PM 266202/123782US (M#) | | |
|----------------|-------------------------|------------------|--|
| Invention: | SEMICONDUCTOR DEVICE | AND METHOD OF MA | NUFACTURING THE SAME |
| Inventor (s): | MORIFUJI, Eiji | | |
| | | | Pillsbury Madison & Sutro LLP Intellectual Property Group 1100 New York Avenue, NW Ninth Floor Washington, DC 20005-3918 Attorneys Telephone: (202) 861-3000 |
| | | | This is a: |
| | | | Provisional Application |
| | | \boxtimes | Regular Utility Application |
| | | | Continuing Application |
| | | | PCT National Phase Application |
| | | | Design Application |
| | | | Reissue Application |
| | | | Plant Application |
| | | | Substitute Specification Sub. Spec Filed in App. No. / |

SPECIFICATION

15

20

25

30

SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME

BACKGROUND OF THE INVENTION

The present invention relates generally to a semiconductor device, and more particularly to a semiconductor device suited to a low-noise type transistor, for example, a MOSFET and an integrated circuit using the same.

A low-noise characteristic is especially required of, 10 e.g., an amplifier circuit among a variety of circuits included in a semiconductor device.

A comb-shape structured transistor has hitherto been used as a transistor in which the above low-noise characteristic is actualized.

This comb-shape structured transistor having, as illustrated in a plan view of FIG. 9, source regions 3 and drain regions 4 which have alternately been formed with strips of gate electrodes 7 extending therebetween, is configured as a whole in a laterally elongate rectangular shape. That is, the plurality of gate electrodes 7 alternately extend across long sides of this rectangle, and contact holes 9 and electrodes 10 are so provided as to connect the adjacent gate electrodes to each other on both sides of the long sides of the source-drain regions.

In the case of the comb-shape structured transistor, for reducing a resistance of the gate electrode 7, a silicide layer is stacked on a polysilicon layer to decrease the resistance, thereby reducing noises.

Incidentally, in the amplifier circuit including the comb-shape structured transistor of which the low-noise characteristic described above is required, there exists an equivalent circuit in which a series circuit constructed of a substrate resistance from an interconnection connected to an input stage thereof to a substrate contact via an inter-layer film capacitance existing under a pad, is connected to the input stage. A structure thereof will be explained with reference to FIG. 10.

15

20

25

30

35

Referring to FIG. 10, a field oxide layer 2 for device isolation on the surface of a semiconductor substrate 1 so as to surround device regions 3, 4. A part of the field oxide layer 2 is formed with an opening 5 for taking out potential of the substrate, and the substrate surface at this opening 5 is provided with a high-concentration layer 6, exhibiting the same conductivity type as that of a well, for determining potential of a substrate or well.

A gate polysilicon layer 7 is provided on the device regions 3, 4 so as to extend over some of the field oxide layer 2 surrounding the device regions 3, 4, and the whole is covered with an inter-layer insulating film 8.

A contact hole 9 is formed in the inter-layer insulating film 8 at the location corresponding to the gate polysilicon layer 7, and the contact hole 9 is connected to a metal interconnection 10. Furthermore, a contact hole 11 is provided corresponding to the high-concentration layer 6 for taking out the well potential, and the layer 6 is connected via this contact hole 11 to an interconnection 12 for taking out the well potential.

Furthermore, a second inter-layer insulating film 13 is provided on those elements, a contact hole 14 is formed corresponding to the gate interconnection 10, and an interconnection 15 for connecting the gate electrode is provided on the second inter-layer insulating film 13.

Based on this construction, however, as illustrated in FIG. 10, there is configured an equivalent circuit in which a substrate resistance R1 and an inter-layer film capacitance C1 are connected in series between the well potential taking -out interconnection 12 and the gate interconnection 15.

Then, heat noises caused by this substrate resistance R1 enter the input stage of the transistor via the inter-layer film capacitance C1, resulting in deterioration of the noise characteristic. In particular, the deterioration of the noise characteristic due to the substrate resistance becomes conspicuous in a MOSFET with a high gate input impedance.

15

20

25

30

SUMMARY OF THE INVENTION

Under such circumstances, it is a primary object of the present invention to provide a semiconductor device exhibiting a preferable noise characteristic.

According to one aspect of the present invention, there is provided a semiconductor device comprising:

- a semiconductor substrate;
- a MOSFET formed on the substrate;
- a first interconnection connected to a gate of the 10 MOSFET;
 - a high concentration impurity diffused region located under the first interconnection and at a surface part of the semiconductor substrate;
 - a second interconnection connected to the high concentration impurity diffused region; and
 - a low resistance layer provided on the upper surface of the high concentration impurity diffused region.

The semiconductor device according to the present invention includes the low-resistance layer provided under the interconnection extending from the singal input, whereby the substrate resistance is decreased by this low-resistance layer, the heat noises caused by the substrate resistance can be reduced, and the noise characteristic of the semiconductor device can also be improved.

If the silicide layer given the same potential as that of the substrate or the well is used as the low-resistance layer, an ideal low-resistance shield is easily obtained, and it is feasible to acquire a high gain due to the decrease in the inter-layer capacitance and to attain the simplified interconnection.

Further, there is neither increase in the number of interconnection layers due to the formation of the shield layer nor increment in the number of processes.

According to other aspect of the present invention, there is provided a semiconductor device comprising:

- a semiconductor substrate;
- a MOSFET formed on the substrate;

10

15

20

25

30

35

a first interconnection connected to a gate of the MOSFET;

a high concentration impurity diffused region located below the first interconnection and at a surface part of the semiconductor substrate;

a second interconnection connected to the high concentration impurity diffused region;

a low resistance layer provided on the upper surface of the high concentration impurity diffused region; and

a polysilicon layer provided below the first interconnection, said polysilicon layer being connected to the second interconnection.

According to further aspect of the present invention, there is provided a method for manufacturing a semiconductor device comprising the steps of:

forming device isolation layer for defining a device region and a high concentration impurity diffused region;

forming a gate electrode on a surface of the substrate within the device region;

implanting ions in the device region and the high concentration impurity diffused region with the device isolation layers and the gate electrode being as implantation mask;

depositing low resistance layer at least on the upper surface of the high concentration impurity diffused region; depositing an inter-layer insulating film;

forming a first interconnection connected to the gate electrode and a second interconnection connected to the high concentration impurity diffused region on the said inter-layer insulating film, at least the first interconnection being disposed so that it runs above the high concentration impurity diffused region.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a plan view showing a layout of an input stage of a semiconductor device in a first embodiment of the present invention;

10

15

25

30

FIGs. 2A and 2B are a sectional views of the device, corresponding to FIG. 1;

FIG. 3 is a sectional view showing one process step for obtaining the configurations shown in FIGS. 1, 2A and 2B;

FIG. 4 is a sectional view showing a process step subsequent to the process in FIG. 3;

FIG. 5 is a plan view showing a layout of the input stage of the semiconductor device in a second embodiment of the present invention;

FIGs. 6A and 6B are sectional views of the device, corresponding to FIG. 5;

FIG. 7 is a sectional view showing one process step for obtaining the configurations shown in FIGS. 5 and 6;

FIG. 8 is a sectional view showing a process step subsequent to the process in FIG. 7;

FIG. 9 is a plan view illustrating a conventional comb-shape structured transistor as a low-noise transistor which has hitherto been used; and

FIG. 10 is a sectional view of the device, showing a problem inherent in a prior art input transistor.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

A few embodiments of the present invention will hereinafter be described in depth with reference to the accompanying drawings.

FIG. 1 is a plan view showing a layout of a semiconductor device in a first embodiment of the present invention. FIG. 2A shows a cross sectional view of the semiconductor device along the line a-a' in FIG. 1 and FIG. 2B shows a cross sectional view of the semiconductor device along the line b-b' in FIG. 1. FIGS. 1, 2A and 2B show a gate area of a MOSFET at an input stage of a low-noise amplifier. Throughout FIGS. 1, 2A and 2B, the elements corresponding to those in the prior art explained in FIGS. 9 and 10 are marked with the reference numerals 100s.

At the surface part of a silicon substrate 101, a device region and a substrate potential take-out region enveloped

10

15

20

25

30

and isolated by a field oxide layer 102. At the surface part of the substrate surface in the substrate potential take-out region is formed with an impurity high-concentration diffused region 106, having the same conductivity type as that of a well, for determining a well potential, and a shield layer 121 composed of a metal silicide layer is provided on the surface of this layer 106.

Furthermore, a polysilicon gate 107 is provided via a gate oxide layer (not shown) on the semiconductor substrate at the device region, and the surface of this gate 107 is also covered with a metal silicide layer 122.

The whole is covered with an inter-layer insulating film 108, a contact hole 109 for a connection to the gate 107 is formed in the inter-layer insulating film 108 filled with aluminum, etc., thus forming a first layer interconnection 110. Further, an insulating film 113 is deposited thereon, a contact hole 114 formed therein is filled with aluminum, etc., whereby a gate input take-out interconnection 115 and a gate input oriented pad 116 are provided on the insulating film 113.

Moreover, a substrate contact take-out pad 117 is connected via a contact 118 to the shield layer 121, and further a power source voltage pad 119 is also provided. Thus, the shield film 121 serves as the substrate contact area.

In the first embodiment, as indicated by hatching in FIGS. 1, 2A and 2B, the silicide layer is provided on the surface of the silicon substrate under the take-out pad as well as on the interconnection in the gate area of the MOSFET at the input stage, thereby decreasing a substrate resistance and heat noises.

FIGS. 3 and 4 are sectional views showing steps of forming the silicide layer. To start with, the well is provided on the surface of a semiconductor substrate 101, and thereafter a field oxide layer 102 for a device isolation is provided by a selective oxidation method such as a LOCOS method (FIG. 3). Then, a device region A is isolated from a substrate potential take-out area B conceived as an area

10

15

20

25

30

corresponding to a downward position of the gate input oriented pad and the interconnection of the gate area.

Next, a gate oxide layer 123 is provided in the device region by thermal oxidation, polysilicon is deposited thereon, and patterning is effected thereon, thereby obtaining a gate electrode 107 (FIG. 4). In an example shown in FIG. 4, the gate electrode and an impurity diffused region peripheral to this gate electrode take a well-known LDD structure. To be specific, after providing the gate electrode 107, with the gate electrode serving as an ion implantation mask, ions are implanted into the device region by a comparatively low energy, whereby a low-concentration diffused layer 131 is formed shallow. Subsequently, insulating layers such as silicon nitride layer and silicon oxide layer are deposited on the whole and etched back by an anisotropic etching method, whereby a side wall 132 is provided on a side surface of the gate electrode. With this side wall 132 serving as a mask, the ion are implanted by a comparatively high energy, whereby a high-concentration diffused layer 133 is formed deep. On this occasion, an impurity diffused layer 106 is provided in the substrate potential take-out region by implanting the ions of the same conductivity as that of the substrate. the case of, e.g., an n-channel MOS, the ions, i.e., n-type impurities such as phosphorus are implanted into the device region, and the ions, viz., p-type impurities such as boron are implanted into the substrate potential take-out region.

Thereafter, silicide layers 122, 121 are provided in the device region and the substrate contact area by a salicide process (FIG. 4). The silicide layers formed herein may preferably involve the use of, e.g., TiSi₂, CoSi₂, NiSi, PtSi₂.

Thereafter, the inter-layer insulating film is provided by a CVD method, etc. and is formed with a contact hole in a necessary portion, and a metal interconnection is formed by a vapor deposition of a metal such as aluminum and effecting the patterning, thereby obtaining a structure as illustrated in FIG. 2.

As discussed above, in accordance with the first

embodiment, the substrate potential take-out area is formed under the input pad and the interconnection extending from this input pad to the amplifier stage, the silicide layer is provided on the surface of this take-out area to reduce the resistance value, thus preventing the occurrence of the heat noises.

Further, in the case of the MOSFET, the MOSFET having a smaller gate width received a larger effect of the substrate with an increased impedance, deteriorates in terms of the noise characteristic and is therefore hard to be used in the low-noise circuit. The low-noise characteristic is, however, acquired even in the small-sized transistor by use of the above shield, and hence it is feasible to obtain the circuit configuration with the throttled current and to attain the reduction in the consumption of the electric power.

Further, the silicide shield layer is provided in the same process as that for the device region, and an increase in the number of processes is not therefore brought about.

FIG. 5 is a plan view showing a layout of the semiconductor device in a second embodiment of the present invention. FIGs. 6A and 6b are sectional views of the device taking along sectional lines c-c' and d-d', respectively. The same elements as those in FIGS. 1, 2A and 2B are marked with the same reference numerals.

A difference between the second embodiment and the first embodiment is that the silicide layer 121 in the substrate potential take-out region is disposed under the interconnection take-out pad as well as under the interconnection in the gate area of the MOSFET at the input stage of the low-noise amplifier in the first embodiment, however, a silicide layer 142 is disposed on a polysilicon layer 141 provided on an oxide layer (field oxide layer) for a device isolation in the second embodiment. The polysilicon layer 141 can be actualized by its being composed of the same layer as that of the gate electrode, and, in this case, the layers are simultaneously formed by patterning.

Moreover, the substrate potential take-out region 121

25

30

35

5

10

15

20

10

15

20

25

30

35

is provided not just under the gate take-out pad 116 and the interconnection 115 but in a region other than the region in which to form the silicide layer 142 as shown in FIG. 5. Then, the silicide layer 142 on the gate polysilicon layer 141 is connected to the substrate potential take-out region 121 and therefore has the same potential as the substrate potential, and these are connected to the substrate potential take-out pad 117 via a metal interconnection so that the potentials can be taken outside.

FIGS. 7 and 8 are sectional views showing process steps of forming the silicide layer in the second embodiment,

To begin with, after the well formed in the surface of the semiconductor substrate 101, the field oxide layer 102 for the device isolation is provided by the selective oxidation method such as the LOCOS method, and the device region A is separated (FIG. 7). Note that the substrate potential take-out region B is formed but is not shown in FIG. 7.

Next, a gate oxide layer 123 is provided by the thermal oxidation, the polysilicon is deposited thereon and subjected to the patterning, thereby forming a gate electrode 107 in the device region and a gate polysilicon layer 141 on the field oxide layer 102 corresponding to a predetermined gate arean interconnection and a lower portion of an interconnection take-out pad (FIG. 7).

Subsequently, a device is provided in the device region A. In the second embodiment also, the transistor to be manufactured takes the LDD structure, and the manufacturing process is the same as that in the first embodiment. There is carried out the ion implantation for forming the diffused layer of the transistor into the device region, and the ions of the same conductivity type as that of the substrate are implanted into the substrate potential take-out region 121. For instance, if the transistor is classified as an n-channel MOS transistor, the n-type ions are implanted into the device region, while the p-type ions are implanted into the substrate contact area.

10

15

20

25

Thereafter, the silicide layer is provided on the gate electrode and the substrate surface in the device region by the salicide process, and a silicide layer 142 is likewise provided on the gate polysilicon layer 141 in the same process (FIG. 8).

Thereafter, the inter-layer insulating film is provided by the CVD method or the like, a contact hole is formed in a required portion, a metal such as aluminum is then deposited, and a metal interconnection is formed by patterning, this completing the device.

In accordance with the second embodiment also, the silicide layer formed on the gate polysilicon layer is provided under the input pad 116 and the interconnection 115 extending from the input pad to the stage of the amplifier, of which the electric potential is set to the substrate potential, and it is therefore to decrease the substrate resistance and to attain the reduction in noises on the whole with the decreased heat noises.

Further, the silicide layer on the gate polysilicon is formed in the same process as that for the device region, and hence the increase in the number of processes is not brought about.

In the embodiments discussed above, the layer exhibiting the same potential as that of the substrate, which is provided under the input pad and the interconnection extending from the input pad to the stage of the amplifier, is to be specified, however, a variety of regions and interconnections may also be adopted in terms of characteristics of the semiconductor device.

WHAT IS CLAIMED IS:

- 1. A semiconductor device comprising:
 - a semiconductor substrate;
 - a MOSFET formed on the substrate;
- a first interconnection connected to a gate of the MOSFET;
- a high concentration impurity diffused region located under the first interconnection and at a surface part of the semiconductor substrate;
- a second interconnection connected to the high concentration impurity diffused region; and
- a low resistance layer provided on the upper surface of the high concentration impurity diffused region.
- 2. The semiconductor device according to claim 1, wherein said high concentration impurity diffused region is enveloped by a device isolation film.
- 3. The semiconductor device according to claim 1, wherein said low resistance layer is a metal silicide layer.
- 4. The semiconductor device according to claim 1, wherein a potential same as that of the substrate or a well of the MOSFET is applied to the low resistance layer.
- 5. The semiconductor device according to claim 1, wherein said first interconnection constitutes a signal input pad for receiving an input signal for the MOSFET.
- 6. The semiconductor device according to claim 1, wherein a plurality of MOSFETs disposed in comb-like shape on the semiconductor substrate form an amplifier stage.
- 7. A semiconductor device comprising:
 - a semiconductor substrate;
 - a MOSFET formed on the substrate;
- a first interconnection connected to a gate of the MOSFET;
- a high concentration impurity diffused region located below the first interconnection and at a surface part of the semiconductor substrate;
- a second interconnection connected to the high concentration impurity diffused region;

a low resistance layer provided on the upper surface of the high concentration impurity diffused region; and

a polysilicon layer provided below the first interconnection, said polysilicon layer being connected to the second interconnection.

- 8. The semiconductor device according to claim 7, wherein said high concentration impurity diffused region is enveloped by a device isolation film and wherein said polysilicon layer is provided on the device isolation layer.
- 9. The semiconductor device according to claim 8, wherein said low resistance layer is a metal silicide layer.
- 10. The semiconductor device according to claim 7, wherein the low resistance layer is also provided on the polysilicon layer.
- 11. The semiconductor device according to claim 7, wherein a potential same as that of the substrate or a well of the MOSFET is applied to the low resistance layer.
- 12. The semiconductor device according to claim 7, wherein said first interconnection constitutes a signal input pad for receiving an input signal for the MOSFET.
- 13. The semiconductor device according to claim 1, wherein a plurality of MOSFETs disposed in comb-like shape on the semiconductor substrate form an amplifier stage.
- 14. A method for manufacturing a semiconductor device comprising the steps of:

forming device isolation layer for defining a device region and a a high concentration impurity diffused region;

forming a gate electrode on a surface of the substrate within the device region;

implanting ions in the device region and the high concentration impurity diffused region with the device isolation layers and the gate electrode being as implantation mask;

depositing low resistance layer at least on the upper surface of the high concentration impurity diffused region;

depositing an inter-layer insulating film;

forming a first interconnection connected to the gate

electrode and a second interconnection connected to the high concentration impurity diffused region on the said inter-layer insulating film, at least the first interconnection being disposed so that it runs above the high concentration impurity diffused region.

15. The method according to claim 14, wherein said low resistance layer is metal silicide layer deposited through a salicide process.

ABSTRACT OF THE DISCLOSURE

The semiconductor device has a low-resistance layer provided under the interconnection extending from the singal input to a gate of MOSFET. The low-resistance layer decreases the substrate resistance and the noise characteristic of the semiconductor device can also be improved. The low-resistance layer can be provided on a surface of the substrate or a polysilicon interconnection.




FIG. 1




FIG. 2A a-a'SECTION




FIG. 2B b-b'SECTION





FIG. 3



117 — 119 121 — 122 109 d 142 115

FIG. 5




FIG. 6A c-c'SECTION




FIG. 6B d-d'SECTION




FIG. 7




FIG. 8




FIG. 9




FIG. 10